



PTO/SB/21 (08-00)
MODIFIED

09/920 240 Application Number TRANSMITTAL Filing Date 08/01/2001 **FORM** Pierte ROO First Named Inventor (to be used for all correspondence after initial filing) Group Art Unit 2682 * PLUS 1 BOX OF CITED Euaene Yun Examiner Name 213200.00072 REFERENCES Total Number of Pages in This Submission 10 * Attorney Docket Number MP0039.CIP **ENCLOSURES** (check all that apply) After Allowance Communication Assignment Papers (for an Application) Fee Transmittal Form to Group Credit Card Appeal Communication to Board Drawing(s) Authorization of Appeals and Interferences Licensing-related Papers Appeal Communication to Group Amendment / Reply (Appeal Notice, Brief, Reply Brief) After Final Proprietary Information Petition to Convert to a Affidavits/declaration(s) Provisional Application Status Letter Associate Power of Attorney Other Enclosure(s) (please Extension of Time Request identify below): Terminal Disclaimer Express Abandonment Request Request for Refund Information Disclosure Statement with PTO-1449s AND 126 CITED REFERENCES CD, Number of CD(s) _ Certified Copy of Priority Document(s) Remarks Response to Missing Parts/ Incomplete Application Response to Missing Parts under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Andrew J. Bateman Registration No.: 45.573 Individual name Signature 07/29/2005 Date CERTIFICATE OF MAILING I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231 on this date: Typed or printed name Signature Date

MP0039CIP Patent

> IN THE UNITED PO TES PATENT AND TRADEMARK OFFICE

In re Application of:

Pierte ROO

Application No.: 09/920,240 Filed: August 1, 2001

ACTIVE RESISTIVE SUMMER FOR For: A TRANSFORMER HYBRID

Examiner: Eugene YUN

Group Art Unit: 2682

Confirmation No : 4035

Date: July 29, 2005

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In compliance with the duty of disclosure under 37 CFR § 1.56 and the requirements of M.P.E.P. § 2001.06(c), and in accordance with the practice under 37 CFR §§ 1.97 and 1.98, the Examiner's attention is directed to the documents listed on the enclosed PTO-1449s and to copies of any literature and non-U.S. patent documents submitted herewith.

In accordance with 37 CFR § 1.97(h), this Information Disclosure Statement is not to be construed as an admission that the information cited is or is considered to be material to patentability as defined in 37 CFR § 1.56(b), nor as an admission that the information constitutes prior art within the meaning of 35 USC §§ 102 and/or 103.

It is respectfully requested that the information listed on the PTO-1449 be considered by the Examiner, and that an initialed copy of the PTO-1449 be returned indicating that such information was considered

No fee is believed necessary for the submission of this Information Disclosure Statement. However, if deemed necessary, the Commissioner is authorized to charge the IDS fee of \$180,00 to Deposit Account No. 50-1710.

Should the Examiner have any questions, Applicant's undersigned attorney is reachable by telephone in our Washington, D.C. office at (202) 625-3547. The correspondence address of record is provided below.

IP Docket Katten Muchin Rosenman, LLP 1025 Thomas Jefferson St., NW East Lobby, Suite 700 Washington, DC 20007-5201

Facsimile No.: (202) 298-7570

Respectfully submitted.

KATTEN MUCHIN ROSENMAN, LLP

Andrew J. Bateman

Registration No. 45,573

FORM PTO 1449 MODIFIED
US PATTERT AND TRUDDMARK OFFICE

ATTORNEY DOCKET NO. APPLICATION NO.
MP0039.CIP 09/920,240
APPLICANT
PIENTE ROO
FILING DATE GROUP

2682

08/01/2001

LIST OF REFERENCES CITED BY APPERANT

DATE SUBMITTED TO USPTO: July 29, 2005

T DOCUMENTS					
DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT
06-97831	04/08/1994	Japan			with Translation
05-064231 A	03/12/1993	Japan			Abstract
09-55770	08/17/1995	Japan			with Translation
09-270707	03/03/1996	Japan			with Translation
2001-177409	12/16/1999	Japan			with Translation
	06-97831 05-064231 A 09-55770 09-270707 2001-177409	06-97831 04/08/1994 05-064231 A 03/12/1993 09-55770 08/17/1995 09-270707 03/03/1996 2001-177409 12/16/1999	06-97831 04/08/1994 Japan 05-064231 A 03/12/1993 Japan 09-55770 08/17/1995 Japan 09-270707 03/03/1996 Japan 2001-177409 12/16/1999 Japan	06-97831 04/08/1994 Japan 05-064231 A 03/12/1993 Japan 09-55770 08/17/1995 Japan 09-270707 03/03/1996 Japan 2001-177409 12/16/1999 Japan	06-97831 04/08/1994 Japan 05-064231 A 03/12/1993 Japan 09-55770 08/17/1995 Japan 09-270707 03/03/1996 Japan 2001-177409 12/16/1999 Japan

OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)

 	Hellwarth, et al., "Digital-to-analog Converter having Common-mode Isolation and Differential Output".
	Sedra et al., Microelectronic Circuits, Third Edition, 1991, pp. 48-115.

Lee, et al., " A CMOS Serial Link for Fully Duplexed Data Communication", April, 1995.

Shevel et-al., "NA 19.7. A Combined 10/125 Mboud Twieted Peir Line Driver with Pregrammable Performance/Power Features," 2000, pp. 314-315. Song, et al., "FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels (Slide

Supplement), 1996.

Chien, "Monolithic CiridS Prequency Synthesizer for Celitriar Applications", March 12-13.
Chien, "Delay Based Monolithic CMOS Frequency Synthesizer for Portable Wireless Applications", May 20, 1998.

Chien, "Low-Noise Local Oscillator Design Techniques using DEL-based Frequency Multiplier for Wireless Applications", 2000.

Cho et al.; "A Single-Chip CMOS Direct Conversion Transceiver for 900 MHz Spread-Spectrum Digital Cordless Telephones", 1999

Shevel et al.; "A CMOS Mixed Signal 100Mb/s Receive Architecture for Fact Ethernet"; 1000

Hester et al.; "CODEC for Echo-Canceling Full-Rate ADSL Modems"; December, 1999

Nack, et al., "A Constant Slew Rate Ethernet Line Driver", May, 2001.

Song, "Doarl Mode Transmitter with Adaptively Controlled Stew Rate and Impedance Supporting Wide Range Data Rates", 2001

Yee et al., An Integratable 1-2.5 Gbps Low Jitter CMOS Transceiver with Built in Self Test Capability,

Intersil, HC-5509B ITU CO/Loop Carrier SLIC, 8/2003

1999

EXAMINER

Regan, ADSL Line Driver/Receiver Design Guide, Part 1, 2/2000

Phillps, The HC-5502X14X Telephone Subscriber Line Interface Circuits (SLIC), 1/1997

Fuad Surial Atiya, et al., An Operational Amplifier Circulator Based on the Weighted Summer, 6/1975

"EXAMINER: Initial if inference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant

ORM PTO 1449 MODII S. PATENT AND TRA	FIED DEMARK OFFICE	ATTORNEY DOCKET NO. MP0039.CIP	APPLICATION NO. 09/920,240				
		APPLI					
IST OF R	REFERENCES CITED BY APPLICANT	Pierte					
ATE CURANTE	D TO USPTO: July 29, 2005	FILING DATE	GROUP				
		08/01/2001	2682				
THER DOC	UMENTS						
	Narayanan et al., Doppler Estimation Using a C	Coherent Ultrawide-Band Randor	m Noise Radar, 6/200				
	Stephens, Active Output Impedance for ADLS	Line Drivers, 11/2002					
	Hellums et al., An ADCL Integrated Active Hybr	rid-Gircuit					
	Azadet et al., A Gigabit Transceiver Chip Set fo 2/2000	or UTP CA-6 Cables in Digital CI	MOS Technology,				
	He et al., A DSP Receiver for 1000 Base T-PH	Y, 2001					
	Baird et al. A Mixed Sample 120M s PRML So	lution for DVD Systems 1999					
	Baker, An Adaptive Cable Equalizer for Serial [Digital Rates to 400Mb/s, 1996					
	Everitt et al., A 10/100Mb/s CMOS Ethernet Tra 1998 '	ansceiver for 10BaseT, 10BaseT	X and 100Base FX,				
	Rooret al., A CMOS Transceiver Analog Front-	end for Gigabit Ethernet over Ca	n-5 Cables, 2001				
	Choaci et al., A 3V Low Power 9.25um OMOS	100Mb/s Receiver for Fast Ether	met, 2000				
	Walker et al., A Two Chip 1.5 GBd Serial Link I						
	Ghien, et al., "TP 12.4: A 900 MHz Local Oscill for PCS Applications".	llator using a DLL-based Freque	ncy Multiplier Techniq				
	Lee, et al., "A 3V 10b 100 MS/s Digital-to-Analo 30, 2000 pp. 203-205.	·					
	Rudell, et al., "SA 18.3: A 1.9 GHz Wide-band Cordless Telephone Applications," 1997, pp. 30	04-305, 476.					
	Young, et al., "Monolithic High-Performance three-Dimensional Coil Inductors for Wireless Communications, 1997						
	Wu, et al., "A low glitch 10-bit 75 MHz CMOS v	rideo D/A converter, January 199	95, pp. 68-72				
EXAMINER	DATE	CONSIDERED					
	IDAIE	COMOINTINED					

FORM PTO 1449 MODIF U.S. PATENT AND TRAD	IED				DOCKET NO.	APPLICATION NO.			
				MPO	39.CIP		20,240		
LIST OF R	EFERENCES CITED BY	APPLICANT		APPLICANT Pierte ROO					
				FILING DATE			ROUP		
DATE SUBMITTED	TO USPTO: July 29, 2005			08/0	1/2001	2	682		
FOREIGN PA	TENT DOCUMENTS								
*EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUN	ITRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT		
	63-300700	07/12/1988	Jap	an			Abstract		
	06-029853	02/04/1994	Jap	an			Abstract		
	62-159925	7/15/87	Jap	an			with Translation		
	6-276182	9/30/94	Jap	an			with Translation		
THER DOC	UMENTS (Including author, ti	tle, date, pertinent p	ages, etc.)						
	Johns, et al., "Integrate			on Over Tv	visted Pair C	hannels", Ma	rch, 1997,		
	pgs. 398-406.								
	/ "IEEE Standard 802.3:					Detection (CS	MA/CD)		
	Access Method and Ph	oise RE Voltage-Co	narch 6, 20	ccillator Lie	ing On-Chin	High O Thro	o Dimonsional		
	Young, et al., "A Low-Noise RF Voltage-Controlled Oscillator Using On-Chip High-Q Three-Dimensional Coil Inductor and Micromachined Variable Capacitor", June 8-11, 1998, pgs. 128-131.								
	Young, et al., "A Micromachined Variable Capacitor for Monolithic Low-Noise VCOS", 1996, pgs. 86-89.								
	Abidi, et al., "FA 7.2: The Future of CMOS Wireless Transceivers", February 7, 1997, pgs. 118-119.								
	440.								
	Eto, et al., "A 333 MHz, 20mW, 18ps Resolution Digital DLL using Current-controlled Delay with								
	Parallel Variables Resistor DAC (PVR-DAC)", August 28-30, 2000, pgs. 349-350.								
	Ivan Jorgensen, et al., "Design of a 10-bit 100 MSamples/s BiCMOS D/A Converter", 1996, pgs. 730-733.								
	Henriques, et al., "A CMOS Steering-Current Multiplying Digital-to-Analog Converter", 1995, pgs. 145-								
	155.								
	Wikner, et al., "Modeling of CMOS Digital-to-Analog Converters for Telecommunication", May, 1999,								
	pgs. 489-499. Van der Plas, et al., "A	14-Bit Intrinsic Acc	uracy O ² B	andom Wa	IL CMOS DA	C" Docomb	or 1000 pgg		
	1708-1718.	14-Dit illuminic Acc	uracy Q IV	andom wa	IK CIVIOS DA	C, December	ei, 1999, pgs.		
	Radke, et al., "A 14-Bit		DAC Based	Upon Rot	ated Data W	eighted Avera	aging",		
	August, 2000, pgs. 107								
	Shui, et al., "Mismatch : 338.	Shaping for a Curre	ent-Mode N	fultibit Delt	a-Sigma DA	C", March, 19	99, pgs. 331-		
		Hamasaki, et al., "A 3-V, 22-mV Multibit Current-Mode ΣΔ DAC with 100 dB Dynamic Range",							
		December, 1996, pgs. 1888-1894. Van de Plassehe, "Integrated Analog to Digital and Digital to Analog Converters - Chapter 6, pgs. 211-							
	271	,					, o, pgc. 2		
	Millman, et al., "Pulse, I	Digital, and Switchi	ng Wavefo	rms", pgs.	674-675.				
	Tsutomu Kamoto, "An 8	3-bit 2-ns Monolithio	DAC", Fe	bruary, 198	38.				
EXAMINER			DAC", Fe		38.				

ORM PTO 1449 MODIFI	ED EMARK OFFICE						ATION NO.	
				MP003		LICANT	20,240	
IST OF R	EFERENCES CITED B	Y APPLICANT		Pierte ROO				
ATE CUIDLETTED	TO LIDETO . I L 00 0005			FILING			OUP	
	TO USPTO: July 29, 2005			08/01	/2001	26	82	
	TENT DOCUMENTS							
*EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUN	TRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRAC	
		-						
THER DOC	JMENTS (Including author,						·	
	Weaver, Jr., "A Third I 1956, pp. 1703-1705.			-		•		
	Niknejad et al., "Analy pp. 375-378.						F ICs," 1997	
	Weigandt et al., "Anal	/oic-ot-l-/ming-Jittori	8-IR-GMGG-I	ting- Cooillat	010;:::pp::///	- 80 ;		
	Niknejad et al., "Analy IC's," October 1998, p	p. 1470-1481.		·				
	American National Sta Medium Dependent (1				DDI) – Toke	n Ring Twiste	ed Pair Laye	
	Nguyen et al., "Si IC-0	•			. •		3-1031.	
	Gardner, "Charge-Pur	<u> </u>	• •	oer 1980, pp	. 1849-185	8. 		
	Lially et al., High Per	ormance Electrical	Signaling					
	Davies, "Digital Gener	ation of Low-Freque	ency Sine W	aves," June	1969, pp. 9	97-105.		
	Abidi, "TP 11.1: Direct	-Conversion Radio	Transceiver	s for Digital	Communica	ations," 1995.		
	Dolle, "A Dynamic Lin							
	Su et al., "Experiment Integrated Circuits," A			ques for Sul	ostrate Nois	se in Mixed-S	ignal	
	Gray et al., "Future Di	ections in Silicon IC	Cs for RF Pe	rsonal Com	munication	s," 1995, pp. l	83-90.	
	Gabara, "On-Chip Ter	Gabara, "On-Chip Terminating Registers for High Speed ECL-CMOS Interfaces," 1992, pp. 292-295.						
		Horowitz et al., "High-Speed Electrical Signaling: Overview and Limitations," 1998, pp. 12-24. Efendovich et al., Multifrequency Zero-Jitter Delay-Locked Loop, 1/1994, 67-70						
	Munshi et al., Muli			скеа соор,	1/1994, 6/-	70		
	Niknejad et al., Nume Integrated Circuits, 4/		Function fo	r Modeling a	and Analysis	s of Substrate	Coupling in	
	Hajimiri et al., Phase I	Noise in Multi-Gigal	nertz CMOS	Ring Oscilla	tors, 1998,	49-52		
	Kim et al., PLL/DLL S	rotom Noise Analys	vio for Low J	tter-Clock-S	ynthooizer l	Design, 31-34		
EXAMINER			DATE CONSIDI					

ALL REFERENCES CONSIDERED EXCEPT WHERE LINEQIER Q 1/2016 1/21/

FORM PTO 1449 MODIF	TED.						CATION NO.	
U.S. PATENT AND TRAC	DEMARK OFFICE			MP0039.CIP 09/920,240				
LIST OF R	EFERENCES CITED BY	APPLICANT		APPLICANT Pierte ROO				
				FILING	DATE		ROUP	
DATE SUBMITTED	O TO USPTO: July 29, 2005				/2001		582	
	TENT DOCUMENTS							
*EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUN	ITRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT	
		<u> </u>	<u> </u>					
OTHER DOC	UMENTS (Including author, to Kim et al., "A 30-MHz H 1394.				uit in 2-µm C	MOS," 1990	, pp. 1385-	
	Liu et al., "WP 23.7. A (3.5 GHz Monolith	IC CIVIOS VO	tage-Contro	illed Oscillat	or," 1999, pp	. 404-405,	
	484 W/4 el "AVD 22 8:	A O O OUE Deal	Osta Turasi	V00 i= 0.26	CMOC	" 1000 1	00 407 404	
	Wang et al., "WP 23.8:	A 9.8 GHZ Back-	-Gate Tuned	VCO in 0.35	μm CMOS.	1999, pp. 4	06-407, 484.	
	Rofougaran et al., "SP							
	Koullias et al., "TP 9.2: Terminals," 1993, pp. 1		sceiver Chip	Set for Dua	I-Mode Cellu	ılar Radio Mo	bile	
	Dauphinee et al., "SP 2 Resonator," 1997, pp. 3		1.5 GHz Volt	age Control	led Oscillato	r with an Inte	grated LC	
	Banu et al., "A BiCMOS		Receiver for	GSM," 1997	, pp. 521-52	4.		
	Chang et al., "A CMOS 63.	Channel-Select	Filter for a Di	rect-Conver	sion Wireles	s Receiver,"	1996, pp. 62-	
	Waizman, "FA 18.5: A I 1994, pp. 298-299.	Delay Line Loop	for Frequenc	y Synthesis	of De-Skew	ed Clock," Fe	ebruary 18,	
	Kinget, "FP 14.7: A Full February 5, 1998.							
	Lee et al., "A Fully Integ Communication Applica				nesizer Desi	gn for Mobile		
	Parker et al., "A Low-N	oise 1.6-GHz CM	IOS PLL with	On-Chip Lo	oop Filter," 1	997, pp. 407,	409-410.	
	Park et al., "A Low-Nois							
	Soyuer et al., "A Monol Technology," December			and Data Re	ecovery Circ	uit in Silicon	Bipolar	
		Hu et al., "A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μm CMOS," December 1993, pp. 1314-1320.						
	Parameswaran et al., ". 6, 1998, pp. 289-307.	Parameswaran et al., "A New Approach for the Fabrication of Micromechanical Structures," December						
	Knight, Jr. et al., A Self	-Terminating Lov	v-Voltage Sw	ing CMOS (Output Drive	r, 1988, 457-	464	
	Maneatis, Low-Jitter Pr 1723-1732	ocess-Independe	ent DLL and I	PLL Based (on Self-Biase	ed Technique	es, 11/1996,	
	Chang et al., Large Su: 5/1993, 246-248	spended Inductor	rs on Silicon	and Their U	se in a 1-um	CMOS RF A	mplifier,	
	Gharpurey et al., Mode	ling and Analysis	of Substrate	Coupling in	n Integrated	Cicuits, 3/199	96, 344-353	
EXAMINER			DATE CONSID	ERED				
* EXAMINER: Initial if n	eference considered, whether or not citation is in conform	nance with MPEP 609; Draw line t	through citation if not in co	nformance and not cons	idered. Include copy of t	is form with next commun	ication to applicant.	

ORM PTO 1449 MODIFI S. PATENT AND TRAD	EO ENARK OFFICE			MP0039.CIP		ATION NO.		
	CHARLES CONTROL			MP0039.CIP 09/920,240 APPLICANT				
IST OF R	EFERENCES CITED B'	Y APPLICANT	—	Pierte ROO				
				FILING DATE		ROUP		
ATE SUBMITTED	TO USPTO: July 29, 2005		-	08/01/2001		682		
OPEIGN DA	TENT DOCUMENTS			00/01/2001		002		
*EXAMINER						TRANSLATIO		
INITIALS	DOCUMENT NUMBER	DATE	COUNTR	Y CLASS	SUBCLASS	OR ABSTRA		
THER BOOK	INTENTO (In all office a south as a	W- d-4			l	<u> </u>		
THER DOC	JMENTS (Including author, t Shovel et al., "WA 18.7			detect Detection Date.	December			
	Performance/Power Fe	atures " 2000 nn	7120 Mbaud 1 314-315	WISIEUT AIL LINE DITV	er with rogic	ammable		
	Myson Technology, "M			der and 10BaseT Tra	nsceiver with	n Built-in		
	Waveform Shaper," 19	97, pp. 1-11.						
	Myson Technology, "M	TD972 (Preliminar	y) 100BaseTX	PCS/PMA," 1997, pp	o. 1-21.			
	Craninckx et al., "A 1.8	CHa Law Phase I	Naise CMOC V	ICO Haina Ontimizac	Lallow Coin	al Industors		
	1997, pp. 736-744.	-GHZ LOW-FIIdSe-I	Noise Civios	7CO Osing Optimized	I HOHOW SPIR	ai iliuuciois		
	Craninckx et al., "A 1.8	-GHz Low-Phase-I	Noise Voltage-	Controlled Oscillator	with Prescale	er." 1995, p		
	1474-1482.		•					
	Hung et al., "A 1:24 Cl	lz Monolithio GMO	S-VCO with P	hase Noise of 137 dE	36/Hz at a 3 1	AH Iz Offset,		
	1999. pp. 111-113 Rudell et al., "A 1.9-GF	I=14/3- B1 IF B		i 01100 Di	f O	T-1		
	Applications," 1997, pp		ouble Convers	SIOTI CIVIOS Receiver	ioi Coldiess	relephone		
	Lirret al., "TP 12.5. A 1	.4 GHz Differentia	Low-Noise C	MOS Frequency Sym	thesizer usin	a Wideba		
	PLI Architecture " 2001							
	Razavi, "SP 23.6: A 1.8	GHz CMOS Volta	age-Controlled	Oscillator," 1997, pp	. 388-389.			
	Dec et al., MP 4.8. A	9 SHz Micromari	hine-Baseri i n	w.Prisep.ldniep 1.ldn	SVCOTIGO	9 10 80-8		
	449	O'IL MIOIOMAO		W T Hade Holde Civic		о, рр. оо о		
	Sato et al., "SP 21.2: A	1.9 GHz Single-C	hip IF Transce	eiver for Digital Cordle	ess Phones,"	February 1		
	1996. Lee et al., "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabytes/s DRAM," 1994, pp.							
	1491-1496.	#4 0 7 V 000 MU	-40 CU-D	al Dand Transacions	C.for Dinital	Misslass		
	Communication," 1999		21.5-SH2-90	al-Daria Hanscorrein	o ioi bigitali	***************************************		
	Lam et al., "WP 23.6: /	2.6 CHz/5.2 CHz	CMOS Voltag	o Controlled Oscillat	ог," 1000, рр	402 403,		
	484.							
	Marshall et al., "TA 8.7	: A 2.7V GSM Tran	nsceiver ICs w	ith On-Chip Filtering,	" 1995.			

FORM PTO 1449 MODIFI	ED	ATTORNEY DOCKET NO.	APPLICATION NO.				
U.S. PATENT AND TRAD	EMARK OFFICE	MP0039.CIP	09/920,240				
IST OF R	EFERENCES CITED BY APPLICANT	APPL					
-101 01 10	EI ERENOLO OITED DI AIT LIOANI	Pierte					
DATE SUBMITTED	TO USPTO: July 29, 2005	FILING DATE	GROUP				
		08/01/2001	2682				
OTHER DOC	JMENTS (Including author, title, date, pertinent pa						
	Rudell et al., Recent Developments in High Communication Systems, 1998, 149-154	Integration Multi-Standard CMOS 1	ransceivers for Persona				
	Shoval et al., A 100 Mb/s BiCMOS Adaptive	Pulse-Shaping Filter, 12/1995, 169	92-1702				
	Jansen et al., SP 23.8: Silicon Bipolar VCO Tuning Circuits, 2/8/1997, 392-393 & 492	·	_				
	Cho et al.; "A Single Chip CMOS Direct Con	version Transceiver for 900 MHz S	prood-Spectrum Digital				
	Cordless Telephones"; 1999						
	LIBERALI ET AL., "Progress in High-Speed 12-14, 1995, pages 19-28		Converters", Septembe				
	SEDRA et al., "Micro-Electronic Circuits", 19	82, pages 95-97 and 243-247					
	DP83220 CDL ™ Twisted Pair FDDI Transc	eiver Device", October 1992					
	MIKI ET AL., "An 80-MHz 8-bit CMOS D/A C	Converter", December 1986, pages	983-988				
	LETHAM ET AL., "A high-performance CMC	S 70-Mhzpalette/DAC", December	1987, pages 1041-104				
	NAKAMURA ET AL., "A 10-b 70-MS/s CMOS D/A/ converter", April 1991, pages 637-642						
	TAKAKURA ET AL., "A10 bit 80 MHz glitchless CMOS D/A/ converter", May 1991, pages 26.5.1-26						
	FOURNIER ET AL., "A 130-MHz 8-b CMOS video DAC for HDTV applications", July 1991, pages 10' 1077						
	REYNOLDS, "A 320 MHz CMOS triple 8b DAC with on-chip PLL and hardware cursor", February 1994 pages 50-51						
	CHIN ET AL., "A 10-b 125 MHz CMOS digital-to-analog (DAC) with threshold-voltage compensated current sources", November 1994, pages 1374-1380						
	The Authoritative Dictionary of IEEE Standa	rds Sterns 7th Edition, page 280					
	Chan, et al., "A 100 Mb/s CMOS 100Base-T 1998						
	WANG, et al., "A 1.2 GHz programmable DL December 2004	L-Based Frequency Multiplier for V	Vireless Applications,				
EXAMINER	DAT	TE CONSIDERED					

FORM PTO 1449 N	MODIFIED TRADEMARK OFFICE					DOCKET NO.	APPLICA	
					MPOC	39.CIP	U9/92	0,240
LIST OF I	REFERENCI	ES CITE	D BY APPLI	CANT			e ROO	
DATE CUDATTEC	TO USPTO: July 29, 2	006			FILING DATE		GR	DUP
					08/01/2001		26	82
U.S. PATEN	T DOCUMENTS							
*EXAMINER INITIALS	DOCUMEN	IT NUMBER	DATE	NAI	ME	CLASS	SUBCLASS	FILING DATE
	4,50	3,421	03/05/1985	HARAYAM	Α			
	6,29	5,012	09/25/2001	GREIG				
	6,470	6,746	11/05/2002	VISWANA ⁻	ГНАМ			
	6,86	4,726	03/2005	LEVIN, et a	al.			

FOREIGN P.	ATENT DOCUM	ENTS						
*EXAMINER INITIALS	DOCUMEN	IT NUMBER	DATE	cour	ITRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT (Yes or No)
						1		
								ļ
OTHER DOC	LIMENTS (Incl.	idina suth	or, title, date, pe	rtinent nego	oto)			
OTTLK DOC	JOHILLATO (IIICIC	aunig auni	n, title, date, pe	itilient page	s, etc. <i>j</i>			-
						_		
								_
	LL	V/						
EXAMINER	/Euge	ne Yun/		DATE CONSID	ERÉD	02/20/2	2009	

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.